

CLAIMS

What is claimed is:

1 1. A method for providing a power enhanced lateral DMOS device comprising the
2 steps of:

3 (a) providing a semiconductor substrate with a plurality of source/body structures
4 thereon;

5 (b) providing a slot in the semiconductor substrate between the plurality of
6 source/body structures to provide a truncated source; and

7 (c) providing a metal within the slot to provide a ground strap device.

1 2. The method of claim 1 wherein the semiconductor substrate providing step (a)
2 further comprises:

3 (a1) providing a substrate region;

4 (a2) providing an epitaxial (EPI) layer over the substrate region; and

5 (a3) etching a plurality of source body structures in the EPI layer.

1 3. The method of claim 1 wherein the truncated source and the ground strap reduce
2 voltage drop in the body to ground due to current in the body as a result of impact ionization in
3 the source/body junction.

1 4. The method of claim 1 wherein snap back voltage is enhanced due to a higher
2 breakdown voltage due to reduced NPN action in the ground/body/epitaxial parasitic transistor.

1 5. The method of claim 1 wherein the at least one slot providing step (b) includes the
2 step of (b1) oxidizing the at least one slot.

1 6. The method of claim 2 wherein the at least one slot proving step (b) comprises (b1)
2 providing the slot to the surface of the EPI layer.

1 7. The method of claim 1 wherein the at least one metal providing step (c) comprises
2 the step of:

3 (c1) filling the slot utilizing a metal that is provided on the surface of the field
4 oxide that is composed of two metal depositions, each of which is of a thickness that is one-
5 half the depth or width of the at least one slot..

1 8. The method of claim 1 wherein the structure is oxide isolated.

1 9. The method of claim 1 wherein the metal comprises a first and second metal that
2 can be provided with single metal patterning and etching.

1 10. The method of claim 9 wherein the first and second metals can be thick.

1 11. A power enhanced lateral DMOS device comprising:
2 a semiconductor substrate, the semiconductor substrate including a plurality of
3 source/body structures thereon; and
4 a slot on the semiconductor substrate between the plurality of source/body

5 structures to provide a truncated source, the slot oxidized, and
6 a metal within the slot to provide a ground strap shorting the source to body to
7 ground.

1 12. The LDMOS device of claim 11 wherein the semiconductor substrate
2 comprises:
3 a substrate region; and a buried layer, or Boron Up Diffusion where required
4 and
5 an epitaxial (EPI) layer over the substrate region, wherein the source/body
6 structures are provided in the EPI layer.

1 13. The LDMOS device of claim 11 wherein the truncated source and the ground strap
2 shortens the path from the source/body junction to ground and reduces voltage drop that occurs
3 as a result of current flow induced by impact ionization in the source/body junction.

1 14. The LDMOS device of claim 11 wherein snap back voltage is enhanced to a
2 higher breakdown voltage due to reduced NPN action in the ground/body/epitaxial parasitic
3 NPN transistor.

1 15. The LDMOS device of claim 11 wherein the structure is oxide isolated.

1 16. The LDMOS device of claim 11 wherein the metal comprises a first and second
2 metal that can be provided with single metal patterning and etching for the interconnect.

1 17. The LDMOS device of claim 16 wherein the first and second metals can be thick
2 as compared to standard approaches which would result in metal breakage.